搜索结果: 1-1 共查到“工学 Formal Verification”相关记录1条 . 查询时间(0.093 秒)
FBDVerifier: Interactive and Visual Analysis of Counterexample in Formal Verification of Function Block Diagram
Function Block Diagram Formal Verification Counter-example Visualization Verilog Translation Programmable Logic Controller Model Checking
2014/3/11
Model checking is often applied to verify safety-critical software implemented in programmable logic controller (PLC) language such as a function block diagram (FBD). Counter-examples generated by a m...